Implemented a 16X16 pipelined multiplier in schematic and layout (Virtuoso). * Optimized the product of delay‐area of 32‐bit CRA with asymmetric and skewed gates * Multiplier composed of optimized ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback